Always Learning

Starter's Guide to Verilog 2001
Michael D. Ciletti, University of Colorado at Colorado Springs

ISBN-10: 0131415565
ISBN-13:  9780131415560

Publisher:  Prentice Hall
Copyright:  2004
Format:  Paper; 256 pp
Published:  09/19/2003
Status: Instock


Customers outside the U.S., click here.


Print this content

In this section:


Description

For undergraduate courses in Advanced Digital Logic and Advanced Digital Design in departments of electrical engineering, computer engineering, and computer science.

Introducing the Verilog HDL in a brief format, this text presents a selected set of the changes the popular hardware underwent in its first revision—emerging as IEEE Std 1364-2001 or Verilog-2001. It addresses the main features that support the design of combinational and sequential logic, and emphasizes synthesizable models, with a limited discussion of the theoretical framework for synthesis.


Features

  • Focus on modern digital design methodology.
  • Brief but comprehensive presentation.

    • Covers the design of finite-state machines to control datapaths.

  • Student-friendly format—Features special icons throughout.

    • Highlights modeling tips and features of Verilog 2001.

  • Thorough treatment of behavioral modeling—Demonstrates the utility of ASM and ASMD charts for behavioral modeling.
  • Numerous graphical illustrations.

    • Clarifies concepts and enhances students’ understanding of them.

  • Chapter-end problems and 100 verified examples throughout—Supported by ongoing website containing source files of all models developed with examples.

    • Gives students opportunity to practice and apply what they have learned, and provides them with an indexed list of all models developed in the examples.


Table of Contents



1. Introduction to Digital Design Methodology.


2. Basic Concepts: Primitives, Data Types, and Operators in Verilog.


3. Modeling Structure with Verilog.


4. Modeling Behavior with Verilog.


5. Modeling Finite-State Mechanics and Datapath Controllers with Verilog.


Appendices.



Back to top

Log in to the Instructor Resource Center

Login name: 

  Password: 

Forgot login/password?  |  Need to redeem an access code?

        

Instructor Resource Center File Download

This work is protected by local and international copyright laws and is provided solely for the use of instructors in teaching their courses and assessing student learning. Dissemination or sale of any part of this work (including on the World Wide Web) will destroy the integrity of the work and is not permitted. The work and materials from this site should never be made available to students except by instructors using the accompanying text in their classes. All recipients of this work are expected to abide by these restrictions and to honor the intended pedagogical purposes and the needs of other instructors who rely on these materials.

Cancel     I accept, proceed with download

Print this content

Pearson Higher Education offers special pricing when you choose to package your text with other student resources. If you're interested in creating a cost-saving package for your students, browse our available packages below, or contact your Pearson Higher Education representative to create your own package.

Package ISBN-10: 0132188252 | ISBN-13: 9780132188258
©2006 | Instock (Additional assembly time required)
Suggested retail price: $81.00  Buy from myPearsonStore

This package contains:

Ciletti | ©2004 | Prentice Hall | Paper; 256 pp
Aldec & Inc. | ©2006 | Prentice Hall | Software; 0 pp


Back to top