Always Learning

HyperTransport System Architecture
MindShare, Inc.
Jay Trodden
Don Anderson

ISBN-10: 0321168453
ISBN-13:  9780321168450

Publisher:  Addison-Wesley Professional
Copyright:  2003
Format:  Paper; 592 pp
Published:  02/11/2003
Status: Instock


Customers outside the U.S., click here.


Print this content

In this section:


Table of Contents



About This Book.

I. OVERVIEW OF HYPERTRANSPORT.

Introduction to HyperTransport.

HT Architectural Overview.

II. HYPERTRANSPORT CORE TOPICS.

Signal Groups.

Packet Protocol.

Flow Control.

IO Ordering.

Transaction Examples.

HT Interrupts.

System Management.

Error Detection And Handling.

Routing Packets.

Reset & Initialization.

Device Configuration.

Electrical.

Clocking.

III. HYPERTRANSPORT OPTIONAL TOPICS.

HyperTransport Bridges.

Double-Hosted Chains.

HT Power Management.

Networking Extensions.

IV. HYPERTRANSPORT LEGACY SUPPORT.

I/O Compatibility.

Address Remapping.

X86 CPU Compatibility.

Appendix.

Glossary.

Index. 0321168453T11262002.



Back to top

Print this content

In this section:


Sample Chapter

View a Sample Chapter PDF:/samplechapter/0321168453.pdf


Author Bios

MindShare, Inc. is one of the leading technical training companies in the hardware industry, providing innovative courses for dozens of companies, including Intel, IBM, and Compaq.

Jay Trodden has a background as an electrical engineer and computer hardware designer. For the past five years, he has been an instructor for MindShare.

Don Anderson is the author of many MindShare books. He passes on his wealth of experience in digital electronics and computer design by training engineers, programmers, and technicians for MindShare.



0321168453AB07142003


Backcover Copy

HyperTransport™ (HT) technology promises to revolutionize connectivity for computers, servers, embedded systems, and networking and tele-communications equipment. It is a high-speed, low latency, point-to-point, packetized link that enables chips to transfer data at peak rates of up to 12.8 Gigabytes per second, far greater than existing bus technologies. Furthermore, HyperTransport improves reliability and reduces board design complexity. It is scalable and compatible with legacy PC buses, SNA, and PCI.

HyperTransport™ System Architecture provides a comprehensive, technical guide to HyperTransport technology. It opens with an overview of HT systems, highlighting the technology's fundamental principles, basic architecture, and its many advantages. The book goes on to detail all facets of HyperTransport systems, including the protocol, I/O, routing, configuration, and more. It also features important performance considerations and addresses critical compatibility issues.

Essential topics covered include:

  • Signal groups
  • Packet protocol, covering control and data packets
  • HT flow control, and how it differs from PCI flow control
  • I/O ordering rules, including upstream, downstream, and host ordering requirements
  • Interrupts, error detection, and error handling
  • HT system management
  • Routing packets, covering point-to-point topology and HT's fairness algorithm
  • Device configuration
  • The electrical environment, including power requirements and signaling characteristics
  • HyperTransport bridges
  • Double-hosted chains
  • Anticipated networking extensions
  • PCI, PCI-X, AGP, and X86 compatibility issues

A chapter is dedicated to transaction examples illustrating the practical application of HyperTransport technology.

A MindShare PC System Architecture Series book, HyperTransport™ System Architecture provides complete, authoritative, and detailed information necessary for developers, networking professionals, and anyone interested in implementing and deploying HT systems.

MindShare's PC System Architecture Series is a crisply written and comprehensive set of guides to the most important PC hardware standards. Books in the series are intended for use by hardware and software designers, programmers, and support personnel. Each title explains the architecture, features, and operations of systems built using one particular type of chip or hardware specification.



0321168453B02032003

Back to top

Print this content

This product is a member of the following series. Click on the series name to see the full list of products in the series.

Back to top

Log in to the Instructor Resource Center

Login name: 

  Password: 

Forgot login/password?  |  Need to redeem an access code?

        

Instructor Resource Center File Download

This work is protected by local and international copyright laws and is provided solely for the use of instructors in teaching their courses and assessing student learning. Dissemination or sale of any part of this work (including on the World Wide Web) will destroy the integrity of the work and is not permitted. The work and materials from this site should never be made available to students except by instructors using the accompanying text in their classes. All recipients of this work are expected to abide by these restrictions and to honor the intended pedagogical purposes and the needs of other instructors who rely on these materials.

Cancel     I accept, proceed with download

Print this content

Pearson Higher Education offers special pricing when you choose to package your text with other student resources. If you're interested in creating a cost-saving package for your students contact your Pearson Higher Education representative.

Back to top